# Job Description for Adjunct Professors

The Department of Electrical and Computer Engineering at California State University, Northridge invites applications for an adjunct professor position to teach a graduate-level course, ECE 624, in the fall 2024 semester. Please note that all part-time faculty appointments are temporary and do not confer academic rank. The final determination of part-time teaching assignments is contingent upon student enrollment figures and funding. Detailed course information is provided below for reference.

Course Title: Digital Systems Design Automation and VHDL Modeling

**Course Description:** Automated design techniques, verification of digital systems. Problems related to physical packaging, partitioning, assignment, placement, and interconnection (Routing) of elements of digital circuits.

**Course Objectives:** After completing this course, the students should be able to:

- 1. Understand concept of design optimization algorithms and their application to physical design automation.
- 2. Use the appropriate Heuristic methods for various phases of design lay out such as routing, partitioning and placement.
- 3. Understand the latest design techniques as practiced in the industry for design lay out optimization.
- 4. Understand the trade offs among various design styles given a set of design constraints in physical design automation. Understand performance/area tradeoffs in a chip design process.
- 5. Use of Genetic algorithm and simulated annealing algorithm for partitioning, placement and routing problem.
- 6. Understand the impacts of Nanotechnology on physical design automation.
- 7. Understand implementation issues for digital design automation including optimization techniques.
- 8. Understand the relationship between good design practices and the testability of digital systems

# Table of Contents:

# Chapter 1: An Overview of VLSI Physical Design Automation

# **Chapter 2: Introduction**

- 2.1 The Design Process
- 2.2 The Logical-Physical Mapping
  - 2.2.1 Gate Array Design
  - 2.2.2 Standard Cell Designs
  - 2.2.3 Custom Layout

# Chapter 3: Review of Algorithms and Complexity

- 3.1 Computational Complexity
- 3.2 A survey of Algorithm Types
  - 3.2.1 Basic Techniques for Solving DA Problems

#### **Chapter 4: Assignment Problem**

- 4.1 Introduction
- 4.2 Maximization
- 4.3 Reduction

- 4.4 Solving the Assignment Problem
- 4.5 Unbalanced Cases
- 4.6 References:
- 4.7 Bibliography:
- 4.8 The Assignment Problem

# Chapter 5: Partitioning

- 5.1 Complexity of the problem:
- 5.2 Heuristic approaches:
  - 5.2.1 Constructive Initial partitioning (Sequential):

# 5.2.2 Partitioning via iterative improvement:

- 5.3 Exhaustive Examination of X, Y
- 5.4 Fiduccia-Mattheyses (F-M) heuristic Algorithm
- 5.5 Design Partitioning

# **Chapter 6: Placement**

- 6.1 Introduction
- 6.2 Placement improvement technique --- Steinberg's technique
- 6.3 Constructive Initial Placement Algorithms
  - 6.3.1 THE PAIR LINKING ALGORITHM
  - 6.3.2 THE CLUSTER DEVELOPMENT METHOD

# 6.4 Min Cut Placement Algorithms

- 6.4.1 Description of three placement problems
- 6.4.2 Distance measures used in placement
- 6.4.3 Complexity of placement problem
- 6.4.4 Maximum Cut Line
- 6.4.5 Maximum Density
- 6.4.6 Motivation and general definition of new objective function
- 6.4.7 Some Objective Functions for Min-Cut Placement Algorithms
- 6.4.8 Cut and block oriented min-cut placement algorithms
- 6.4.9 Three Fixed Sequential Min-Cut Placement Algorithms
- 6.4.10 Formalization and Implementation Aspects of Minimal Cut Placement

# Procedures

# 6.5 Two-Dimensional Placement Procedure

6.5.1 Introduction

6.5.2 Discussion

- 6.6 Implementation & Comparison of VLSI Cell Placement Algorithms
  - 6.6.1 Introduction
  - 6.6.2 Algorithms Description and Programming Implementation
  - 6.6.3 Algorithm Comparison, result analysis and discussion
  - 6.6.4 Conclusion
  - 6.6.5 Reference
- 6.7 Timber Wolf Algorithm for Placement

# **Chapter 7: Routing**

7.1 Maze–Running and Line-Search Algorithms

- 7.1.1 Introduction
- 7.1.2 The Original Lee Algorithm
- 7.1.3 Extension of Lee Algorithm
- 7.1.4 Enhanced Search toward the Target
- 7.1.5 Line Search Algorithms

- 7.1.6 Aiming At 100% Connection Ratio
- 7.1.7 Conclusion

7.2 Steiner Minimal Trees and a Heuristic Solution to the Rectilinear Problem

- 7.2.1 Introduction
- 7.2.2 The Steiner Problem
- 7.2.3 Euclidean Steiner trees
- 7.2.4 The Rectilinear Problem
- 7.2.5 Heuristic Approach to the General Solution
- 7.2.6 Conclusion
- 7.2.7 Examples

# **Chapter 8: Clock, Power and Ground routing**

- 8.1 Abstract:
- 8.2 Issues in clock distribution:
- 8.3 The DME Deferred Merge Embedding Algorithm:
- 8.4 The Two Phases of DME
  - 8.4.1 Bottom-up phase:
  - 8.4.2 The top-down phase
- 8.5 An Algorithm for Gated Clock Routing:
  - 8.5.1 Introduction:
  - 8.5.2 Problem Definition:
  - 8.5.3 Probability Calculation:
  - 8.5.4 Clock Tree Construction:

# 8.6 Perfect-Balance Planar Clock routing with Minimal Path Length

- 8.6.1 Introduction:
- 8.6.2 Motivation:
- 8.6.3 Features:
- 8.6.4 Partial Steiner Trees:
- 8.6.5 Terms and definitions
- 8.6.6 Implementation
- 8.6.7 Hierarchical Max-Min Optimization
- 8.6.8 Parallelism
- 8.7 Planar clock routing algorithm based on hierarchical Max-Min optimization.
- 8.8 Issues in Power / Ground Distribution:
  - 8.8.1 Planar Power and Ground routing
  - 8.8.2 Moulton's approach to planar power and ground routing:
  - 8.8.3 Interdigitation
  - 8.8.4 Grid routing:
  - 8.8.5 Heruyama and Fussel's greedy algorithm:
- 8.9 Reference:

# **Chapter 9: VLSI Layout Design System Applications**

- 9.1 Abstract
- 9.2 Introduction
  - 9.3.1 Placement Programs
  - 9.3.2 I/O Placement
- 9.4 Floor planner
  - 9.4.1 Floor planning Algorithm
  - 9.5.1 Vague Initial Placement
  - 9.5.2 Hammer Placement

9.5.3 Placement Improvement

9.6 Routing Programs

9.6.1 Power Route

9.6.2 Clock Router

9.6.3 Chip Traffic Controller and LSI Channel Router

9.6.4 Clean Up Router

9.7 Summary

Chapter 10: Signal Integrity in Deep Submicron technology